

FIG. 1A






FIG. 1B






FIG. 2C




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8



Inventor: Adrian E. Ong  
Atty. Docket No.: 24295/81352  
Sheet 9 of 13

Pinout diagram of a 140-pin integrated circuit. The diagram shows two rows of pins (1-140) with their respective functions. Pin 1 is GND, Pin 140 is VCC. The diagram is oriented with Pin 1 at the top left.

Pin 1: GND  
Pin 2: A1  
Pin 3: A2  
Pin 4: A3  
Pin 5: A4  
Pin 6: A5  
Pin 7: A6  
Pin 8: A7  
Pin 9: A8  
Pin 10: A9  
Pin 11: F1  
Pin 12: F2  
Pin 13: F3  
Pin 14: F4  
Pin 15: F5  
Pin 16: F6  
Pin 17: F7  
Pin 18: F8  
Pin 19: F9  
Pin 20: P1  
Pin 21: P2  
Pin 22: P3  
Pin 23: P4  
Pin 24: P5  
Pin 25: P6  
Pin 26: P7  
Pin 27: P8  
Pin 28: P9  
Pin 29: EN  
Pin 30: ENB  
Pin 31: ENC  
Pin 32: ENF  
Pin 33: ENG  
Pin 34: ENH  
Pin 35: ENI  
Pin 36: ENJ  
Pin 37: ENK  
Pin 38: ENL  
Pin 39: ENM  
Pin 40: ENN  
Pin 41: ENO  
Pin 42: ENP  
Pin 43: ENQ  
Pin 44: ENR  
Pin 45: ENS  
Pin 46: ENT  
Pin 47: ENU  
Pin 48: ENV  
Pin 49: ENW  
Pin 50: ENX  
Pin 51: ENY  
Pin 52: ENZ  
Pin 53: GND  
Pin 54: VCC  
Pin 55: A1  
Pin 56: A2  
Pin 57: A3  
Pin 58: A4  
Pin 59: A5  
Pin 60: A6  
Pin 61: A7  
Pin 62: A8  
Pin 63: A9  
Pin 64: F1  
Pin 65: F2  
Pin 66: F3  
Pin 67: F4  
Pin 68: F5  
Pin 69: F6  
Pin 70: F7  
Pin 71: F8  
Pin 72: F9  
Pin 73: P1  
Pin 74: P2  
Pin 75: P3  
Pin 76: P4  
Pin 77: P5  
Pin 78: P6  
Pin 79: P7  
Pin 80: P8  
Pin 81: P9  
Pin 82: EN  
Pin 83: ENB  
Pin 84: ENC  
Pin 85: ENF  
Pin 86: ENG  
Pin 87: ENH  
Pin 88: ENI  
Pin 89: ENJ  
Pin 90: ENK  
Pin 91: ENL  
Pin 92: ENM  
Pin 93: ENN  
Pin 94: ENO  
Pin 95: ENP  
Pin 96: ENQ  
Pin 97: ENR  
Pin 98: ENS  
Pin 99: ENT  
Pin 100: ENU  
Pin 101: ENV  
Pin 102: ENW  
Pin 103: ENX  
Pin 104: ENY  
Pin 105: ENZ  
Pin 106: GND  
Pin 107: VCC  
Pin 108: A1  
Pin 109: A2  
Pin 110: A3  
Pin 111: A4  
Pin 112: A5  
Pin 113: A6  
Pin 114: A7  
Pin 115: A8  
Pin 116: A9  
Pin 117: F1  
Pin 118: F2  
Pin 119: F3  
Pin 120: F4  
Pin 121: F5  
Pin 122: F6  
Pin 123: F7  
Pin 124: F8  
Pin 125: F9  
Pin 126: P1  
Pin 127: P2  
Pin 128: P3  
Pin 129: P4  
Pin 130: P5  
Pin 131: P6  
Pin 132: P7  
Pin 133: P8  
Pin 134: P9  
Pin 135: EN  
Pin 136: ENB  
Pin 137: ENC  
Pin 138: ENF  
Pin 139: ENG  
Pin 140: VCC


FIG. 9A

"Bonding Pads For Testing Of A Semiconductor Device"

Inventor: Adrian E. Ong  
Atty. Docket No.: 24295/81352  
Sheet 10 of 13

Express Mail Label No.: EU 962647633 US

FIG. 9B



200

"Bonding Pads For Testing Of A Semiconductor Device"

Inventor: Adrian E. Ong

Atty. Docket No.: 24295/81352

Sheet 11 of 13

Express Mail Label No.: EU 962647633 US




FIG. 9C

300


"Bonding Pads For Testing Of A Semiconductor Device"

Inventor: Adrian E. Ong

Atty. Docket No.: 24295/81352

Sheet 12 of 13

Express Mail Label No.: EU 962647633 US



400

FIG. 9D

"Bonding Pads For Testing Of A Semiconductor Device"

Inv ntor: Adrian E. Ong

Atty. Docket No.: 24295/81352

Sheet 13 of 13

Express Mail Label No.: EU 962647633 US

Outer Pads  
Inner Pads




FIG. 9E